| Fabricant | No de pièce | Fiches technique | Description |
Integrated Device Techn...
|
DT72T1845 |
372Kb/56P |
2.5 VOLT HIGH-SPEED TeraSync??FIFO |
| IDT72T3645 |
472Kb/57P |
2.5 VOLT HIGH-SPEED TeraSync FIFO 36-BIT CONFIGURATIONS |
| 72T72115L5BBGI |
471Kb/53P |
2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS |
| 8T74S208C-01 |
469Kb/20P |
2.5 V Differential LVDS Clock Divider and Fanout Buffer |
| IDT72T7285 |
465Kb/53P |
2.5 VOLT HIGH-SPEED TeraSync FIFO 72-BIT CONFIGURATIONS |
| IDT72T3645 |
556Kb/57P |
2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS |
| IDT72T7285 |
542Kb/53P |
2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS |
| 72T7285 |
358Kb/54P |
2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS |
| IDT72T36105 |
359Kb/56P |
2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 36-BIT CONFIGURATIONS |
| MC100ES6254 |
358Kb/12P |
2.5/3.3V Differential LVPECL 2x2 Clock Switch and Fanout Buffer |
| MC100ES6254 |
536Kb/9P |
2.5/3.3V DIFFERENTIAL LVPECL 2x2 CLOCK SWITCH AND FANOUT BUFFER |
| IDT72T18125 |
540Kb/55P |
2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS |
| IDT72T1845 |
510Kb/55P |
2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS |
| 8T73S208B-01 |
508Kb/22P |
2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer |
| 8T73S208 |
532Kb/22P |
2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer |
| IDT72T4088 |
497Kb/52P |
2.5 VOLT HIGH-SPEED TeraSync DDR/SDR FIFO 40-BIT CONFIGURATION |
| IDT72T2098 |
481Kb/51P |
2.5 VOLT HIGH-SPEED TeraSync??DDR/SDR FIFO 20-BIT/10-BIT CONFIGURATION |
| MPC9449 |
358Kb/11P |
3.3 V/2.5 V 1:15 PECL/LVCMOS Clock Fanout Buffer High-impedance output control |
French ▼ 
English
Chinese
German
Japanese
Russian
Korean
Spanish
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
